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PREF ACE 
This thesis is concemed with digitally programmable switched-current technique 
suitable for low voltage power supply. Programmable single-ended and fully balanced 
filter (IIR and FIR) blocks are designed and tested. The programmability of the 
switched-current circuits is achieved by using the current division technique. The thesis 
is organized as follows. 
In the first chapter, We review some key limitations in analog circuit design at low 
power supply voltage.
A 
In Chapter 2, the conventional switched-current technique is briefly reviewed. It is 
shown that the conduction gap problem for the conventional SI technique at low 
voltage operation is much the same as for the standard SC technique. Finally, a new SI 
technique that has been used in this work is reviewed. 
In Chapter 3, a second generation SI integrator is proposed. A programmable 
integrator-based biquad, which allows independent tuning of the center frequency and 
the quality factor has been implemented. 
Chapter 4 is dedicated to the analysis and design of programmable single-ended and 
fully balanced SI sample-hold circuits for 20 MHZ sampling rate. 
Chapter 5 is dedicated to the design and simulation of a finite impulse response (FIR) 
filter. The circulating form realization of the FIR filters (single-ended and fully 
balanced) is used to reduce the multiple re-sampling errors. 
In Chapter 6, a description of the layout of some circuits designed during the 
preparation of this work together with experimental results is presented.
CHAPTER 1 
LOW-VOLTAGE ANALOG DESIGN 
1 1 INTRODUCTION 
Recently, the power supply voltage for many commercial very large scale integrated 
(VLSI) circuits has been decreased to 3V and will continue to decrease to further lower 
levels. This trend [l, 2] is driven by three main factors : 
- The scaling of VLSI technologies (deep-submicron). 
- Power management in large VLSI chips. 
- Increased market demands for mobile or portable battery-operated products. 
These factors are technology, design and market-driven respectively, and as such 
seem independent of one another. However, they are to a large extent interrelated. 
Obviously, minimum feature sizes are scaled down in three dimensions. At the 
present time, VLSI technologies are characterized by channel lengths in the range from 
0.5um to 0.25 um. By convention the chamiel length of the MOS transistors is used as 
the reference length. Scaling is one effective method of reducing the cost of IC 
products, i.e. more components are integrated on a single chip with roughly the same 
effort and cost. In addition, smaller geometry, in general, lowers the parasitic 
capacitances and increases transconductance in MOS devices, yielding higher-speed 
circuits. However, scaling inevitably results in thimier MOS gate oxide. Hence, scaled 
down devices are subject to breakdown at relatively low voltages because of the 
increase in electric field. Therefore, the reduction of the supply voltage is necessary.
2 
With the reduction of the supply voltage, analog designers are faced with new 
problems in circuit design. Key design issues in low supply voltage must be addressed 
to maintain the same system performance achieved with relatively high supply voltage. 
Actually, in analog circuit design, supply voltage reduction is a primary factor of circuit 
modifications. 
The design at low supply voltages is particularly harder in mixed mode VLSI signal 
processing systems [3, 4], in which analog and digital circuits are integrated on a single 
chip. The electrical parameters of transistors are optimized for digital circuits due to the 
fact that they usually account for the majority of the total chip area. For instance, as the 
technological process scales down, the MOSFET threshold voltage remains about the 
same. The reduction of the threshold voltage that would be necessary for analog circuits 
usually produces two negative effects on digital circuits, the reduction of noise margin 
and high leakage currents. Of course it might be possible to use multi-threshold voltage 
process technology in which a high threshold voltage can be used for digital circuits and 
a low threshold voltage can be used for analog circuits (continuous-time and sampled- 
data circuits) [5]. This solution, however, increases the cost of IC products. 
Digital circuits do not suffer significantly under low voltage conditions and can 
perform well with slight modifications, while new analog techniques for low voltage 
circuits must be developed. Furthermore, in digital design lowering the supply voltage 
implies in lower power consumption whereas in analog design a lower supply is not a 
necessary neither sufficient condition for low power. In fact, lowering the supply may 
or may not reduce power consumption depending on whether certain design changes are 
made to maintain or restore the analog performance at acceptable levels. In analog 
circuit, the power consumption per pole is in a crude approximation proportional to the 
dynamic range (DR) [6, 7, 8]:
3 
P=n1<rf,(DR) (1.1) 
where DR is defined as the ratio of the mean square value of the signal to the mean 
square value of the noise, fo is the filter pole frequenc'y7,Úr¡ is a dimensionless factor 
depending on the implementation of the filter and kT is the thermal energy. Equation 
(l.l) is derived neglecting the bias currents of the amplifiers, assuming a pure 
capacitive load C and that the only contribution to noise is thermal noise. Here, we 
consider the mean square voltage noise at the load to be equal to kT/C. Consequently, to 
keep the same DR, the load capacitor should be scaled up with the square of the supply 
voltage scaling factor. In this idealized situation, for a given dynamic range, the power 
consumption is independent of the supply voltage. In practice, however, power 
dissipation is generally dominated by the static dissipation of the amplifier. As shown in 
[9], to keep the same circuit performance (signal-to-noise ratio and bandwidth), the 
static power consumption is increased for lower supply voltages. 
In this chapter, we will review some key limitations in analog circuit design at low- 
voltage power supply. Some solutions based on both integrated circuit technologies and 
circuit design strategies are mentioned.
V 
1 2 LIMITATIONS OF LOW-VOLTAGE OPERATION 
The operational amplifier is a widely used building block in analog circuits. The 
power supply voltage must be higher than a minimum value to allow for correct 
operation of the amplifier. Fig.l.l shows the most simple input and output stages of 
operational amplifiers. For the input, the maximum bias voltage VB is around VDD- 
(VT0p+VD55a¡). Another boundary is set by the output stage; the minimum supply voltage 
[10] is approximated as
4 
VDD, min E VDSsat,n+ Vswing+ VDSsat,p (1 
Consequently, low supply voltage causes directly shrinking of both the voltage swing 
and the dynamic range.
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Fig. 1.1. The common-mode input range and output range of an op-amp. 
Another problem that must be faced at low-voltage is related to the switch. The 
complementary MOS switch has been largely employed in sampled-data (switched- 
capacitor (SC) and switched-current) circuits. Fig. 1.2 shows an S/H circuit. Around 
V5=VD=V¡,¬, in strong inversion (see Appendix A), 
gDSn : Hncbx _\íÃ¡,_(VDD _VTon _nVin) 
The expression for the conductance ggsp of the p-channel transistor is similar to 
(1 .3). 
The switch conductance is dependent of both the supply voltage and the input signal. 
Fig. 1.3 illustrates the rail-to-rail' operation of the CMOS switch. Note the dependence 
of the total switch conductance (G0n=gD5n+gDSp) on the input signal. Reducing the 
supply voltage reduces the overdrive voltage of the MOS switches. Consequently, the 
overlapping conduction range of the nMOS and the pMOS devices is reduced. When
5 
the supply voltage reaches (VT0n+|VT0p|)/(2-n), the on-resistance becomes very large and 
the rail-to~rail operation is not practical any more. In conclusion, the conduction gap is 
one of the most significant obstacles for low-voltage operation in sampled-data circuits. 
nf» 
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Fig.1.2. The sample-hold circuit. 
(a) Basic sample-hold scheme. 
(b) Basic sample-hold and the CMOS switch. 
(c) Basic sample-hold and the on-conductance of the 
CMOS switch. 
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1 3 LOW-VOLTAGE CIRCUIT DESIGN TECHNIQUES 
In this section, we describe two existing solutions that allow for low-voltage 
operation of CMOS switches. The first is based on a special multi-threshold process, 
and the second is based on circuit design techniques. 
13.1 TECHNOLOGY' CONSIDERATIONS FOR LOW-VOLTAGE ANALOG 
CIRCUITS 
As mentioned above, low supply voltage has generated design problems such as 
reduction of the dynamic range and the difficulty of turning on the CMOS/MOS 
switches over the entire voltage swing. From the technology side, special techniques to 
overcome these problems exist. One is enlarging Vswmg by using a dedicated process, 
which has a special low VT nMOS transistor [1 1, l2]. In [1 1] an extra nMOS transistor 
with Vfon =O.2V is used as a switch, which allows a IV voltage swing from 1.4V power 
supply. 
A less expensive alternative is to use a technology that provides unimplanted 
devices. In this technology, a low threshold nMOS is realized by a shielding technique 
[8]. The resulting nMOS device has a typical threshold of 300mV with a relatively 
small body effect. Other possible solution is the use of bipolar devices of BiCMOS 
technology [l3, l4]. _ 
Technology solutions to solve problems of low-voltage circuits are expensive. Thus, 
circuit designers have developed solutions based on the circuit art that will be reviewed 
in the next section.
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1 3.2 DESIGN STRATEGY FOR LOW-VOLTAGE CIRCUITS 
Analog circuit designers have introduced circuit cells appropriate for low-voltage 
operation [10, 15] to avoid the expensive multi-threshold technique. A general guideline 
for the design of high gain amplifiers at low-voltage is the use of multistage cascade 
structures instead of stacked transistors. Moreover, for large voltage swing, the output 
stage must achieve rail-to-rail swing. Details about low-voltage op-amp design can be 
found in [8, l6]. 
H
- 
This work concentratesi on circuit techniques that circumvent the problem of the 
conduction gap of the switches. One manner to overcome the switch gap problem is the 
clock multiplication technique [17]. In this method, a higher voltage for driving the 
critical switches (switches connected to non-constant voltage) is generated on-chip from 
the low power supply. This technique generates problems such as the possibility to 
create latch-up. Furthennore, the use of higher voltages is not allowed anymore in 
advanced sub-micron CMOS technologies due to reliability considerations [10]. 
Another approach to allow for proper operation of switches in low-voltage SC 
circuits is the switched-opamp technique [l0, 18]. In this technique, the critical switch 
is eliminated, and its function is realized by tuming on and off the operational amplifier 
attached to this switch. Fig.1.4 shows the conventional SC circuit and the switched op- 
amp equivalent circuit. This technique is based on the switched op-amp output to be in a 
high impedance state during the low state of the clock, as shown in Fig. 1.4 (c). 
In the switched-opamp technique, the maximum sampling frequency is limited by the 
time necessary to turn on and off the op-amp which is limited to a few hundred kHz [8]. 
The seminal switched op-amp technique described in [10] has been slightly modified in 
[18] to allow rail-to-rail output swing.
From the discussion above, the ideal solution to the conduction gap is that 
Switches operate at a constant voltage level that is out of the conduction gap. 
____________________ __ Qveralfireedback ______________¬ I---------------------~ OV€F21UF®¢dbfi¢k --------------¬ 
|
I
Ê 
|__`Ê' 
ia 
HÊÀ
É 
t-fg
à 
1-Ê,
' 
'a 
I-èfil
É 
'Ê' 
VB VB 
(21) (b) 
Voo 
CK Mz M1 M5 J 
-4 
I I 
Mio 
__' M1 M2 '__ CC 
Vin' V¡n+ 
~ F M 
M›:L;4‹ CK__I‹ 
Ms 
[Bias 
Vss "_ 
(0) 
Fig.l.4. Switched-opamp technique [l0]. 
(a) Conventional SC integrator. 
(b) Switched-opamp equivalent SC circuit. 
(c) Switched-opamp.
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CHAPTER 2 
SWITCHED-CURRENT TECHNIQUES AND LOW- 
VOLTAGE OPERATION 
2 1 INTRODUCTION 
Sampled-data circuits have been intensively employed in VLSI chips. The switched- 
capacitor (SC) technique has been the prevailing one over the last two decades. Using 
MOS amplifiers, switches, and precision linear capacitors, SC filters achieve high 
accuracy With low distortion. The basic building block of SC circuits is the sampled- 
dara integram in Fig. 1.4. (a).
V 
In the late 19805, a new sampled-data technique called switched-current (SI) was 
introduced [19, 20]. The major advantage of the SI technique compared to the SC 
technique is the compatibility with standard digital VLSI processes, because it does not 
need linear capacitors. In this chapter, the conventional switched-current technique is 
briefly reviewed. It is shown that the conduction gap problem for the conventional SI at 
low voltage operation is much the same as for the standard SC technique. Finally, a 
new SI technique that has been 'proposed in [21] is reviewed. 
2 2 CONVENTIONAL SWITCHED-CURRENT (SI) TECHNIQUE 
2 2.1 BASIC OPERATION 
Generally, current-mode signal-processing circuits employ the current mirror as their 
main block. The conventional current mirror is based on matching properties of
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transistors. Ideally, the drain current (ID) of the MOS transistor working in saturation 
[22] can be described in terms of the terminal voltages as 
ID = (%)(f(vG,vS)} (2.1) 
where W is channel width, L is channel length of MOS transistor, VG, V5 are the gate 
and source potentials referred to the substrate. 
From (2.l), two matched MOS transistors biased in saturation with the same gate 
and source potentials have ideally the same drain current if their aspect ratios (W/L°s) 
are equal. In the current mirror illustrated -in Fig. 2.l.(a), the current enters in a diode- 
connected MOS transistor (master) to generate a terminal voltage (Vg) that depends on 
the input current (im). The resulting voltage, Vg, forces the second transistor (mirror) to 
draw the same current as the first one. 
The basic cell of conventional SI circuits is the current mode sample-hold (S/H) [19] 
depicted in Fig. 2.l.(b). In this figure, transistor M1 operates in saturation and the 
output voltage is assumed to drive M2 into saturation also. The input current is stored as 
a voltage across the gate capacitor of M¡. When switch M5 is closed, the drain currents 
of M1 and M2 are equal, that is, the output current follows the input current (sample). 
After switch MS is open, the drain current of M2 (idz) is held constant at its previous 
value. The circuit shown in Fig. 2.2.(b) is a half delay cell and all conventional SI 
circuits are derived from it. 
The basic SI S/H suffers from certain limitations, such as mismatch between the 
MOS transistors, finite output impedance and charge injection from the switches. All 
these error sources limit the accuracy of the sample-hold circuit.
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(a) (b) 
Fig. 2.1. Basic block for current mode signal processing. 
(a) Simple current mirror. 
(b) Conventional S/H circuit. 
The device mismatching is due to the gradual variation during chip fabrication (more 
details about this subject can be found in chapter 6) and is a common problem in analog 
integrated circuits. Mismatch can be minimized using special layout techniques. In the 
SI technique, the dynamic current mirror (current copier) [23, 24] has been proposed to 
avoid errors due to mismatch because it uses only one MOS transistor to realize the 
S/H, as shown in Figi 2.2.(a). Furthermore, the .silicon area and the power consumption 
have been ideally reduced by 50% compared with the simple technique. Fig. 2.2.(a), 
illustrates dynamic current mirrors controlled by a two-phase clock. 
The non-ideal input/output impedances causes errors in current gain in case of two 
cells in cascade. «In a simple current mirror, the typical current gain error is around 1% 
[25]. To improve the accuracy, the cascode current mirror technique can be used [26]. 
The cascode SI cell schematic is illustrated in Fig. 2.2. (b). Also, the active current 
mirror shown in Fig. 2.3.(a) has been used [27, 28] to reduce the effects of the finite 
output impedance.
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Fig. 2.2. Switched-current sample-hold circuits -I. 
(a) Current copier. 
(b) Regulated cascode. 
Another error source in SI circuits is the charge injected into the holding capacitor 
during transition of the switch from on to off. This charge results from both the overlap 
capacitance between gate and the switch terminal to which the holding capacitance is 
comected and from the channel charge released when the transistor tums off. A portion 
of the charge injected (AQ) into the holding capacitor (CG) during the switching off 
process changes the gate voltage by AVG. This gate voltage changing produces an error 
in the drain current - 
Ai z gm AQ/CG (22) 
Thus, a high value of CG, a minimum size switch, or some compensation technique 
must be used to minimize the charge injection effect. 
A common technique used in SC circuits for compensation of the charge injection 
effect is the dummy MOS switch. Several other techniques, such as the one shown in 
[25], have been proposed for reducing the effects of charging injection in SI circuits. 
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(a) (b) 
Fig. 2.3. Switched-current sample-hold circuits-II. 
(a) SI sampler with active-negative feedback. 
(b) Miller-enhanced memory cell. 
The dummy transistor with the Miller enhancement method has been proposed in 
[29] to reduce the effect of charge injection. This method simulates a large capacitor 
using the Miller effect as shown in Fig. 2.3. (b). The total gate capacitance becomes 
(A+l)CM+CG, therefore reducing the charge injection effect (equation 2.2). 
2.2.2 FIRST AND SECOND GENERATION INTEGRATORS 
The conventional SI technique presents two integrator architectures [1~9, 20]. The 
first generation SI integrator [19], depicted in Fig. 2.4. (a), is composed of two 
cascaded sample-hold circuits and a feedback path. The first generation integrator 
suffers from mismatch error and high current consumption. 
The second generation SI integrator [20] is illustrated in Fig. 2.4. (b). It is 
constructed of two dynamic current mirror cells in cascade. The most important 
advantages of the second generation integrator compared to the first generation 
integrator are insensitivity to mismatch and small current consumption. The switching
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sequence shown in Fig. 2.4.(c) is necessary to avoid the loss of information during 
clock transition in a practical implementation. The input/output transfer function is 
given by 
-_ z A il* 2.3 _BZ_1 < › P-4 )_4 5'f*°2 /\/`\ NN \./\/ ,_.. 
where A1= oq/(l+otz) and B=1/(l+otz). 
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Fig. 2.4. Conventional switched-current integrators. 
(a) First generation SI integrator. 
(b) Second generation SI integrator. 
(c) Clock phases.
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2 2.3 LOW-VOLTAGE OPERATION 
Each switch in conventional SI circuits operates at a signal dependent voltage as can 
be seen in Figs. 2.1 and 2.2. Thus, for low voltage operation, each switch is susceptible 
to the conduction gap [10]'. Therefore, conventional SI circuits, like standard SC 
circuits, are not suitable for low-voltage operation. 
For proper operation, the output voltage of the current copier (Fig. 2.2.a) is limited 
by the drain-source saturation voltage of the transistor and by a maximum critical 
voltage (Vem) related to the maximum allowable settling time. Vem should not be larger 
than a certain value that would ensure a minimum on-conductance of the n-MOS 
switch. At low supply voltage , the biasing current J must be adjusted to force the 
output voltage to be within this voltage range. Note that both the on-conductance and 
the channel charge of the n-MOS switch are dependent of the signal level. 
Consequently, charge injection becomes signal-dependent, and thus difficult to 
compensate. 
2 3 NEW METHODOLOGY FOR LOW-VOLTAGE 
2 3.1 DELAY/AMPLIFIER CELL 
Recently a new SI technique has been developed' in [21]. The basic cell in this 
method is the current mirror circuit shown in Fig. 2.5. (a). Assuming that the 
operational amplifier is ideal, transistors M1 and M2 are both biased with the same set 
of voltages. Neglecting transistor mismatch, we obtain: 
io = ~l(W/L)M2/(W/L)M1l im (2-4) 
Therefore, the output current io is an inverted replica of the input current im.
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Fig. 2.5. The basic cells of the switched-current technique [21]. 
(a) Current mirror. . 
(b) Switched-current S/H block. 
(c) The bias voltage generation. 
Based on this current mirror, the sample-hold circuit illustrated in Fig. 2.5.(b) was 
proposed in [2l]. The circuit operates as follows : 
l. When the switch is closed, the hold capacitor is charged to a voltage V whose 
value depends on the input current im, the transistor parameters, and the gate 
voltage. The output current is such that io = - Bim, where B =(W/L)Mz/(W/L)M¡. 
2. When the switch opens, a voltage equal to V is held on the capacitor and the 
current is sustained at the output. 
An important property of the proposed current mirror is that the Switches operate at 
a constant voltage VB provided by the bias circuit shown in Fig. 2.5. (c). Therefore, the
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conduction gap [8, 10] of the switches at low power supply voltages is avoided. 
Furthermore, the holding capacitor is not necessarily a linear capacitor. Also, the 
charge injected during tum-off is signal-independent, which improves the accuracy of 
the S/H circuit. 
An appropriate choice of the bias voltage (VB) allows for the highest current swing. 
Fig. 2.5.(c) illustrates the bias voltage generation [2l, 30]. M A and MB are identical 
transistors. Thus, Vx (VB) can be calculated as: 
v×=vJl")Ç5) (29 
where VP = (VG-VT0n)/n is the pinch-off voltage [3 0,3 1], VG is the gate-to-bulk voltage, 
Vffon is the threshold voltage and n is the slope factor. 
2.3.2 ANALOG ERRORS IN A CURRENT MIRROR [21 , 32] 
2. 3.2.1 Op-ampfinite gain 
The finite gain of the op amp of Fig. 2.5. (a) causes an error in the current gain equal 
ÍO 
zz-LL ÊEifi+A)+1 (za A g I vo o 
where AW, is DC open-loop gain of the op amp, gmsl is the source transconductance of 
M1, go is output conductance of the op amp and A¡ is the current gain. 
2.3.2.2 Op-ampfinite bandwidth 
The bandwidth of the current mirror in Fig. 2.5. (a) is determined by the op-amp 
gain-bandwidth product provided that the intrinsic cutoff frequencies of M1 and M2 are 
higher than the op amp gain-bandwidth product.
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2.3.2.3 Op-amp offset voltage 
A difference (A VOS) between the offset voltages of the op-amps (A1 and Az) in Fig. 
2.5.(a) gives rise to a DC error Aio in the output current given by 
2°- = 25 M2 (2.7.a) 
lomax VP 
where 
¡ im = Bävg (2.7.b) 
2.3.2.4 Transistor mismatch 
A difference in the transconductance parameters produces a relative gain error 
proportional to the mismatch in the transconductance parameters. A mismatch in the 
threshold (pinch-off) voltage causes gain error and harmonic distortion, summarized by 
the following expression: 
x =(1+AVP)x+AVP(X%+xí+ (28) 2 vp 1 vpls 32 " ' 
AV AV . . where -i=}l- is the threshold voltage mismatch normalized to the VP VDD"V'ro 
overdrive voltage and xl = im /immax , X2 = io /iomax are the normalized input and output 
currents. 
2.3.2.5 Noise 
The noise component of the output current is due to the op-amp noise, the noise 
generated by transistors M1 and M2 as well as the input noise. The mean square value of 
the output current noise component is given by 
___ 2 ___ *_ í í. -2 _ gm -2 -2 -2 2 2 lo _ (gmí) (lin +11 )+12 +gms2 vao
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where i¡2n , if and iš are the mean square values of the input current noise and the 
current noise of M1 and M2 respectively. vão is the mean square value of the op-amp 
noise voltage referred to its input. Finally, gmsz is the source transconductance of M2. 
2.3.3 FIRST GENERATION INTEGRATOR 
The low-voltage SI technique proposed in [21] introduced the first generation SI 
integrator using the sample-hold circuit shown in Fig. 2.5. (b). The first generation SI 
lossy integrator is depicted in Fig. 2.6. (a). The timing clock diagram is illustrated in 
Fig. 2.6.(b). 
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Fig. 2.6. First generation SI integrator for low-voltage applications. 
(a) Circuit schematic. 
(b) Clock sequence. 
The integrator Works as follows: 
- During ¢0, the sum of the input and feedback currents is Written in the first memory 
cell as a voltage across Cm; 
- During ‹1›,,, the input (iA) to the second cell is stored as a voltage signal across Chz.
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Assuming M¡, M2 and M3 to be matched and to have the same aspect ratios, the 
integrator presents the following transfer functions at its outputs 
lã; -1 ~=-a~ 
Iâê(2) _ 2* -M) _ Y*-1_B Z_1 (2.1o.b) 
Where ot=(W/L)MA/ (W/L)M¡, [?›=(W/L)Mc /(W/L)M3 and y=(W/L)MB/(W/L)M3. 
2.4 THE CURRENT DIVISION TECHNIQUE AND THE MOCD 
STRUCTUTRE 
The MOSFET-only current division technique was reported in [33]. In this Work, the 
programmability of the SI filters is achieved through the MOSFET-only current dividers 
(MOCD°s). The general schematic of the MOCD and its symbol [2l, 33] are illustrated 
in Fig. 2.7. All transistors of the MOCD are connected to V55 through a common 
substrate and have equal (W/L) aspect ratios. Therefore, the circuit operates as a binary 
current divider. Each binary fraction of the input current is injected into the SUM or 
DUMP lines according to the following rule: 
1 Current flows to SUM terminal. 
bi i 
O Current flows to DUMP terminal. 
i = l,2,3, ..... ..M, and M is the MOCD resolution.
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Fig. 2.7. The MOCD circuit scheme and its symbol. 
The output current of the MOCD is a digitally controlled fraction (a) of the input 
current. This fraction is related to the digital control word as 
M-1 
21 = Zbi 20% (2.11) 
izo 
Here, we use the MOCD as a digitally programmable coefficient with capability to 
implement the sign-bit. The MOCD has an input impedance which is independent of 
both the digital word and the number of bits, thus providing a constant load impedance 
to the op amps. 
Several non-ideality parameters such as mobility degradation due to vertical field, 
velocity saturation, mismatch and noise produce errors. Analysis of these error sources 
and their influence on the performance of the MOCD is reported in [34]. The high 
linearity of the MOSFET-only current division technique has been proved adequate for 
analog signal processing [33, 34, 35]. 
AC ANALYSIS 
As regards DC analysis, the MOCD is equivalent to one transistor whose aspect ratio 
is one half the aspect ratio of a single transistor of the MOCD. For transient analysis,
22 
the MOCD is equivalent to a nonlinear RC network. The exact AC analysis of the 
MOCD is relatively complicated. ln a digital to analog (D/A) converter [35], only the 
parasitic capacitor associated With M3 and M4 in Fig. 2.8 has been considered for 
transient analysis. ln other words, the MOCD time constant is the necessary time for the 
current to be deviated from one branch to the other (DUMP and SUM). 
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Fig. 2.8. The rh bit Qfthe Moco in Fig. 2.7. 
In this work, We will approximate each one-bit section as one transistor. From the 
MOST model [22], the intrinsic cutoff frequency of an MOS transistor can be 
approximated as: 
f. zflzt/1+i. -1) (212) 
21tL2 
Details about MOS transistor modeling are presented in Appendix A. 
An M-bit MOCD can be considered as the cascade of M sections, where each section 
is equivalent to a single transistor. For Worst case analysis, we will assume that the bits 
are settled in cascade. The total delay time can be approximated as
M 
zT.,.a1=zzu. zivizu (213) 
i=l 
where ru¡ is the delay of the im section and all sections are assumed to have equal delays. 
The intrinsic cutoff frequency for the MOCD can be approximated as (1/21rtT0,a|_). 
Thus, the maximum MOST channel length (L) that can be used is
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Ls /$l;'.f:2(./1+if -1) (2.14) 
The MOSFET maximum channel length can be approximated using (2. 14), assuming 
fT=l OFCK. 
To verify our analysis, a 6-bit MOCD for 20 MHZ clock frequency has been 
designed and simulated with 40uA (1 MHZ) input current. The time and frequency 
responses are illustrated in Fig.2.9. The frequency response shows that the cutoff 
frequency is approximately 180 MHZ, which is satisfactory for our application (10 
MHZ cutoff frequency). 
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CHAPTER 3 
PROGRAMMABLE SECOND GENERATION SWITCHED- 
CURRENT INTEGRATOR AND BIQUAD FOR LOW- 
VOLTAGE APPLICATIONS 
3.1 INTRODUCTION 
In this chapter we propose a second generation SI integrator. The proposed integrator 
has been prototyped and programmed by using MOSFET-Only Current Dividers 
(MOCD) [33]. The consequence of the op-amp offset on the integrator performance has 
been studied. A programmable integrator-based biquad, which allows independent 
tuning of the center frequency and the quality factor has been implemented. 
3.2 SECOND GENERATION INTEGRATOR 
3.2.1 BASIC CELL 
In this section, we propose a second generation SI integrator based on the SI mirror 
proposed in [2I]. The proposed integrator is made up of two switched-current memory 
cells. Fig. 3.1 shows the proposed integrator at different clock phases. Two outputs are 
available, ÍQA and ÍOB4 As in the conventional second generation SI integrator (Fig. 2.4. 
(b)), the input current together with the feedback current are fed to the first S/H (M1) at 
the first half cycle. At the next half clock cycle, the stored signal is held on the second 
S/H (M2).
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Fig. 3.1. The low-voltage SI íntegrator on different phases. 
The analysis of the integrator at the two clock phases is as follows: 
ÍOA (n) = -ot iA(n) = -ot{i¡n (n) + iB(n)} (3.l.a) 
and 
iB(n) =iB(n-1/2) (3. l .b) 
On the previous half cycle, the currents are 
iB(n-1/2) = iA(n-1/2) (3.1.c) 
and 
iA(n-1/2) = iA(n-1) (3.1.d) 
From (3.l), We can Write 
íOA (n) = -ot im (n) + i0A(n-1) (3.2.a) 
and 
ioB (H) = Y im (11-1) + ioB(n-1) (32-b) 
where ot =(W/L)MA/(W/L)M and y =(W/L)MB/(W/L)M. W and L are the channel width 
and length, respectively. 
The Z-transform of (3.2.a) and (3.2.b) gives:
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IÊÃ 1 _ = -oz_~ (3.3;z) 
Ii-1° l-z_1 
1'°° -1 
-21 = yL_T (3.3.b) 
` Iino l-Z 
An SI integrator Which allows for the possibility of several input currents together 
with its timing diagram are illustrated in Fig 3.2. This timing diagram is necessary to 
avoid the loss of information during clock transition in a practical implementation. 
-4 
¢x 'OA 
¢, \ 
V Q TJ 
_ , I im _LM¡" 
4) 
' 
Ç
' 
fmz _1_¢= ¡A -[MM VDD X ~- __>_1¬__ 
I ` ¢ 
¡.,,, _Lv”° .......... ._ 
Y 
" 
\ 
” ° 
¢Z\ VD-D¡-Mm 
(Í) É-| 2 
I 
l 
(be 
MB (n-1) (n-1/2) (fz) 
VB . ‹b› 
Chi 
V'
` 
5. 
Q-if* 
N
š -9- 
*< 
Í* 
V; 
-‹ 
gm
T 
Fig. 3.2. The low-voltage second generation SI integrator. 
(a) Circuit schematic.
' 
(b) Clock phases. 
Assuming that all MOS transistors have the same aspect ratios (W/L), the 
output/input relations are summarized in Table. 3.1. The continuous input (img) is a 
sampled/held signal. If›i¡n3 is sampled on the odd phase and held on the even phase, it is 
denoted as (odd+even). Conversely, if it is sampled on the even phaseand held on the 
odd phase it is denoted as (even+odd). Table 3.1 illustrates that the proposed integrator 
allows performing forward, backward, and lossless discrete integrators which together, 
with inversion, give some flexibility for the biquad design.
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Table 3-1. Transfer functions of the SI integrator in Fig. 3.2 (a). s 
Continuous signal 
12;, 1;*;;2 (Ima) 
odd+evenl Even+odd2 
1‹1¿¡ -1/(1-z") zf/2 /(1-z'1) -1 0 
1%; -zm / (1-z-1) V z-' /(1-z'1) -z'“2 0 
-1 - -1” - 
A 
-I” 
13% z /(1-z 1) -z 'Z/(1-z 1) o -z 
'Z 
i 
1438 
zm / (1-z'1) -1 /(1-z'1) 0 -1 
1. An odd+even signal is sampled at ¢0 and held constant at (be. 
2. An even+odd signal is sampled at ¢¢ and held constant at ¢0. 
A lossy SI integrator can be realized using the dotted feedback path shown in Fig. 
3.2. (a). The z-domain transfer functions are: 
I¢°
1 -Éši = -oz--1 (3.4.a) 
Ijno 
1'°° -1 
_? =y_-LT (3.4.b) 
I¡n° 1+Í3-Z- 
where [5=(W/L)MC / (W/L)MB1 and i¡n=i¡,,1. 
The MOS transistor responsible for the loss must be clocked in the even phase; 
otherwise, the feedback factor would be (l+[3)lQBz`l which means that the integrator 
would become unstable. 
The integrator with this topology has an axis that divides it into two identical 
sections, thus reducing the effects of charge injection [25]. Ideally, the charges injected 
by the two switches and clock feedthrough are equal. However, current errors due to 
charge injection are not canceled out due to circuit mismatch and nonlinearities. The 
proposed second generation SI integrator has the same sensitivities to transistor
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mismatch [32] as the conventional second generation SI integrator in [20]. In the 
integrator proposed here, the Switches operate at constant voltage [3 6, 37], which means 
that the charge injected into the holding capacitors (Cm and Chz) is signal-independent. 
Thus, the proposed integrator is capable of achieving higher accuracy than the 
conventional SI integrator. Moreover, if the voltage VX obtained from the network in 
Fig. 2.5.(c) is applied into the non-inverting input of the op-amps, the conduction gap 
[8, 10] existing in conventional SI circuits is avoided. Therefore, the SI topologies 
proposed here are more suitable for low voltage applications than the conventional 
ones. 
SIMULATION 
The SI integrator shown in Fig. 3.2.(a) has been simulated using the SMASH [38] 
simulator together with ACM MOSFET model [22]. The circuit was simulated for 8;,tA 
(20kHz) input signal, lMHz sampling rate and Ch|= Chz=0.5pF. The aspect ratios are 
5.6um/5.6um for the MOS transistor and 3um/0.7um for the nMOS switches. The 
detailed design of the two-stage op-amp is presented in Appendix B. The simulation 
result is shown in Fig. 3.3. The offset between ÍAO and iog is due to the offset voltage 
mismatch between the opamps. A linear voltage-to-current converter has been 
implemented using a linear resistor. 
3 2.2 THE EFFECT OF THE OP-AMP OFFSET VOLTAGE 
Fig. 3.4 illustrates the proposed Sl integrator considering op-amp offsets. The 
operating voltages of the Switches are VB+VOFF1 or VB+V0ppz. This difference generates 
a current error proportional to the difference between the offsets. This problem is
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exactly the same as in the conventional SI integrator if mismatch between the current 
sources (see Fig. 2.4) is taken into account. 
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Fig. 3.3. Sinusoidal steady state response of the low-voltage integrator. 
In this section, we analyze the effects of the op-amp offsets on the output voltage. 
The offset voltages have been considered as time-invariant signals and the input current 
is zero. The analysis of the SI second generation integrator leads to: 
/ _ -1 -1/2 / -1/2 V§A=~V(%F_+¿+VeF ___B__.V0 _À_Zí\/C (3_5_a) A(1_Z-¡) 1__Z-1 on A(1_Z-1) orrz A(1__Z_1) orrz 
/ -1/2 -1/2 A/ -1 
VSA : ~V‹%Fi + ävãrri _ ~; VSFF2 _ ~; Vâfrz (3-Sb) 
/ -1 -1/2 
1 A/ -1/2 
Vc?B : "~V8rF1 _~V§FF1 +z1Í;3\/‹g)Fr2 +~V§FF2 (3-5-C) 
B/ -l/2 A -l/2 A/ -l VÊB = tfízw Vgm ~ 
(3_5_â)
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A‹×(W/L)MA,, B Qt (W/L)MB1, A' = A + zK§ , B/ = B + zrâfz and oz (W/L)M¡,, 
l 
chl 
4,0 \ W VoA 
_I_ Vol-'Fl
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[__] z< L-JMAI Min IA VB 
-6- O 
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¢‹ \ MB1 
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Ch2 
V orrzä V O B 
V B i 
Fig. 3.4. Scheme of the low-voltage Sl integrator including op-amp offset voltages. 
The error in the output current IA at odd phase is denoted by A IA° 
a A1f3<Z› = Alwál - Válm- Z*'”<v¿A - Vâmfl <3.õ› 
Assuming zero initial condition and zero input (no current at Mm due to offset 
voltages), the output current (IA) due to the offset voltages is 
IÍ`(l-z") = B(V§FFl -Vêm) (3.7) 
Therefore, if the two op-amps have equal offset voltages, the current error Will tend 
to zero. However, for the general case VOFH ¢V0ppz, and the difference in the offset 
voltages will affect the dynamic range of the circuits. Thus, the op-amp offset presents a 
major problem for the proposed integrator. So it is important to overcome this drawback 
by using dynamic [39] or offset compensation techniques as in SC circuit [40].
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OFF SET COMPENSATION [40] V 
Fig. 3.5.(a) illustrates. an SI sample-hold circuit With offset compensation. The circuit 
works as follows. When ¢¢ is high, the offset voltage is stored into CC. Consequently, 
when ¢›¢ is low the offset appears as an input signal and its effects are ideally canceled 
out. 
The switches in Fig. 3.5.(a) still work at constant DC voltage. Thus, this circuit 
avoids the conduction gap. The offset-insensitive second generation SI integrator is 
shown in Fig. 3.5.(b). ` 
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Fig. 3.5. Offset compensation for the SI technique [40]. 
(a) Sample hold circuit. 
(b) Second generation integrator and clock diagram.
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EXPERIMENTAL RESULTS 1 
The SI lossy integrator shown in Fig. 3.2.(a) was implemented using operational 
amplifiers TL 082, MOS integrated transistors (W=48um, L=l.2 um ), MOS switches 
CD 4007 and holding capacitors of l.8nF. The loss factor (B) was set by a 6-bit 
MOSFET-Only Current Divider (MOCD). The 6-bit MOCD was integrated on a Sea-of- 
Transistors (SoT) array, in a 1.2|.im technology from ES2 [4l]. The MOCD is switched 
by “ANDing” the digital word and the even phase waveforms {¢¢.h(bN-1 .... ..bo)}. The 
integrator has been simulated using the ASIZ program [42]. The simulated and 
experimental frequency responses presented in Fig. 3.6 show excellent agreement. 
‹1B0 
. . . . . . 
_5 .... .._ 
= âø=1 
›1 O ._ ..........f'""':::zzzzz.._ 
_15 ................. .. _¿._¿¿¿¡¡¡¡¡.......~B-Ez-17€; 
_20 ............... .. .... .._ 
523:'/7 
-25 .... .. 
| i 1 i t I i ‹ 30 0 5 1 2 3 4 5 
f (kHz) 
Fig. 3.6. Frequency response of the low-voltage second generation SI integrator in Fig.3.2 
-Theoretical and __-Experimental. 
' The experimental work has been done by M. Sc. Renato Faustino.
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3.3 SECOND ORDER SECTION 
The second generation SI integrator has been applied to a programmable second 
order biquad. In this biquad section, the normalized center frequency (too T) and the 
quality factor (Q) can be controlled independently. The design algorithm, the prewarped 
error and the switched current realizatíon of the biquad section are described next. 
3.3.1 GENERAL BLOCK DIAGRAM 
The block diagram of a second order filter is shown in Fig. 3.7. The general transfer 
function is 
XO,¡,(S) _ _K3S2 +K2a,fS+K,a\a2 (3 8) 
X¡N(S) S2 +a,fS+a¡a2
i 
where S=sT is the normalized frequency. 
21
f 
Xm K1 flz * 1 ax > 
1
> 6 sT ' ~ sT 
X0/P 
-kz fl¡ f
> 
.k_,
> 
Fig. 3.7. Block diagram of a biquad. 
In (3.8), the normalized center frequency and quality factor of the biquad are 
described as 
co0T= lalaz (3.9.a)
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__ l az Q - FJ; (3.9.b) 
Where mo is center frequency and Q is the quality factor. 
This biquad allows one to obtain low-pass (K2 and K3 = 0), bandpass ( K1 and K3 = 
0), high-pass ( K1 and K2 =0), band-reject (K2=O), and all-pass filters. 
3 3.2 MAPPIN G ERROR ANALYSIS 
A common approach to design sampled-data filter is to obtain H (z) from the s- 
domain transfer function H (S). The mapping from the S- to the Z-domain is achieved 
via a transfonnation of the frequency variable. In this work, We Will obtain the biquad 
circuit parameters directly from the analog specifications, namely, the center frequency 
(wo), the quality factor (Q) and the gain (KO) at the center frequency. The errors in 
center frequency, quality factor and gain owing to frequency mapping must be taken into 
account. The error in both wo and Q due to prewarping have been studied elsewhere 
[43]. In this section, the magnitude error {|H (i ooO)|} at the center frequency has been 
analyzed as follows. 
The power series of the z-domain variable up to the second order term is 
z" = et “Tz 1 +(-1 mr) +(-i wtf/21 +(«i wtf /31 (3.1o) 
The application of backward Euler transfonnation (ST=1-z`1) to the bandpass filter 
(K1 and K3 =O in equation 3.8) leads to 
1<2Ê°‹›~T(1-z") 
H(z)= 
2 0% 1 2 (111) (1-z'*) +É_(1-z-)+(w0T)
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@T~ L” (31i4a) ° *JI-alf ` ' 
¬/(1-a f)aa › Q z --gl-f-'-i (3.14.b) 
I 
_ . 
When a=a¡=a2, a << 1 and af<<1, both co0T and Q are controlled independently if 
the sampling frequency is much higher than the center frequency. In this case: 
oâ0T;a and Qêl/f 
The programmability of the biquad is achieved using the MOCD device [33]. In Fig. 
3.10, the term “¢.x” means that the digital word “x“ is ANDing with clock “¢” to 
implement the switching of the MOCD. 
____‹C ¬C 
V0/*-1 oA2 
-*\ ¬ › (bo AH A2l 
~ 
-~ Ii» Kzfiz..-› Ii» 
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Y) 
Al2 1 '_ 
`(
A 
Fig. 3.10. Biquadratic section using second-generation SI integrators.
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0 EXPERIMENTAL RESULTSl 
A discrete prototype of the filter has been implemented and tested. In this 
experimental Work, transistors Were replaced by resistors. The programmability of the 
filter Was obtained by scaling the resistances. The unit resistor is 20l<Q, and the holding 
capacitors are C=100pF . The bandpass filter has been programmed for center 
frequencies f°=l50, 300 and 600Hz. The sampling frequency was l5kHz and the quality 
factor was equal to 8.! The simulation and experimental results are shown in Fig. 3.11. In 
the case of very low co0T, the error in the center frequency is large due to the variability 
of the resistors. To reduce this error We have to decrease the variability of the resistance 
or, for an IC implementation, increase the resolution of the MOCD. 
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Fig. 3.11. Theoretical (....) and experimental (__) magnitude response of the bandpass 
filter. f0=l50, 300 and 600 Hz (Q=8 and FCK=15kI-Iz). 
' The experimental work has been done by the M. Se. Renato Faustino.
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3.3.4 EFFECT OF THE OFFSET VOLTAGE OF THE OP-AMPS ON THE 
BIQUAD OUTPUT 
As we have seen, the proposed SI integrator suffers from mismatch between the op- 
amp offset voltages. The output voltages due to op-amp offsets are: 
v§A2{(1-z")2 +a,a2z~' +a,fz-*(1-z'1)}= 
(2+k3) (1_Z_I) V12 
_(1+(1+a, +1<2 +-1<3)z'1)(1«z") V22 (Mía) 
+a,z`1(k, +a2 +f+2) V1, 
-flz2"(1+(1+f)2")Vzt 
V§A1{(1- z")2 + a,a2z-' + a,fz-1 (1 _ z-')} = 
+{1+(1<1+a2 +f+1)z"}(1-z-')V,, 
-(2+t)z"'(1-z" )Vz1 
<2+1<z>{az +f<1-z*››v1z 
míb) 
-(1+(1+a, +1<2 +1<3)z") (az +f(1-z")\/22 
where VU is offset voltage of op-amp AU in Fig. (310), with i=1,2 and j=1 ,2p 
To simplify expressions (3.15), we assume the offset to be a DC signal (z=l). Thus 
(3.15.a) and (3.15.b) become 
k +a +f+2 v§A2=~l--il-_v,,-Êãfivz, a2=@0T<< 1 3.1ó.a)
2 
k +2 2+K +K +a VâA1=-11-V.z--gfávzz a1=«»0T<< 1 <3.1õ.b> 
1 I 
where K¡/az = GDC (DC gain), f/az = 1/(Q coOT), Kz/al = Q G (co0T) and K3/al = 
GHF/(DOT.
V 
Finally, the DC output caused by the op-amp offsets, Eqn. (3.16.a), is written as 
VO=<1+GD¢>v°«.+<2+ä›¿§9% em
40 
Where AV is the offset mismatch {V0m (AH)-Voffz (A¡z)}. 
The DC component of the output, as given by (3.17), is not large provided that the 
sampling frequency is not very much higher than the center frequency of the biquad or 
the offset mismatch is not high. The dynamic technique presented in section (3.2.2) can 
be employed to reduce the effects of the offset mismatch.
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CI-IAPTER 4 
PROGRAMMABLE SWITCHED-CURRENT SAMPLE- 
HOLD CIRCUITS 
4 1 INTRODUCTION 
Field programmable integrated circuits (ICS) are receiving increased attention. 
Particularly, programmable filters can be used in signal processing applications such as 
adaptive filters, spectral analysis, equalization, waveform synthesis and many others. 
CMOS programmable filters are typically implemented by using charge coupled 
devices (CCD) and switched-capacitor techniques. In the SC technique, digitally 
controlled binary-weighted C-arrays [44] or charge-programmability [45] are used to 
digitally program a filter. The C-array technique requires large silicon area compared 
with the SI technique While the charge programmability approach is slow. The most 
common methodologies to design programmable SI filters employ either digitally 
programmable conventional current mirrors [46, 47] or digitally controlled MOSFET- 
only attenuators [33] Both approaches take advantage of the reduced area required to 
implement programmable current mode filters. 
This chapter is dedicated to the' analysis and design of programmable single-ended 
and fully balanced SI sample-hold circuits using the SI methodology of [21]. The 
programmability is achieved via the current division technique. The complete 
programmable S/H circuit has been designedifor 20 MHZ sampling rate.
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4.2 SINGLE-ENDED SAMPLE-HOLD 
In this section, the design of a switched-current S/H circuit for low-voltage 
applications is presented. The main objectives are to obtain the op-amp specification, 
the holding capacitor value and the MOS transistor aspect ratios. Fig. 4.1.(a) shows the 
circuit of the S/H. 
C 
VDD C 
6, 
L g. V.,í 
NI; VB Vin Im gl 
. 
VB í ........................................... 
Vin Ml lin NI: V¡ Q LJ» 
...................................... 
(21) (b) 
Fig. 4.1. The switched-current sampled-hold circuit. 
(a) Scheme. 
(b) Small-signal equivalent circuit. 
In the small signal equivalent circuit illustrated in Fig.4.1.(b), the op-amp is assumed 
to have infinite bandwidth and the switch to be ideal. The transfer function H(s) of the 
S/H can be Written as:
G 
H(s) = TJ-É (4. 1) 
where 
G = _É~ (4_2'a) O g21+g1+gL+g1.gi/gz 
gm 
and
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z.<à_z1_É 421, T ez” gre]/gz (") 
gm + gl. + gl 
gL=g3+g.-, and gl, gz and g; are the drain-source conductances of the MOSFETS, 
which in strong inversion are given by: 
gms = tmflgx %‹v., - V.) (43) 
The circuit in Fig. 4. l .(a) performs as an ideal inverting amplifier (GQ5-gl/gz) when 
g m >> g1+ gt + gr gl /gz (4-4.a) 
In this case 
1 z Â (4.4.b) 
gz 
Moreover, in high-speed applications, the settling error is an important issue. Using 
(4. l) at the end of the sampling phase (t = T/N ) (N is the number of phases) the settling 
error is given by 
y = em* Ú (45) 
which affects the sample-hold transfer function [48] according to 
H(z) = z"” (4.ó) 
1 - yz 
Moreover, the maximum value of the holding capacitance (C) such that the settling 
error is less than Y, can be expressed as 
_ 
C< Tgz/ {N ln(l/|y|)} (4.7) 
However, C should be large enough to reduce the (kT/C) noise. 
DESIGN STEPS 
As a conclusion about the previous analysis, the design steps are:
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0 The MOSFET maximum channel length can be approximated using (2.14), 
assuming fT=l OFCK. 
0 (4.7) is used to obtain the required holding capacitor and channel width for a 
certain settling error. ' 
0 The total op-amp transconductance required can be approximated using (4.4.a) 
and the op-amp gain bandwidth product is selected as 10 gz/ C. 
VPROGRAMMABLE S/H CIRCUIT 
This section is dedicated to the design of a programmable switched-current S/I-I 
circuit for 2OMHz sampling rate applications. The programmability has been 
implemented using the MOCD structure. The programmable S/H circuit is depicted in 
Fig. 4.2. The circuit is designed for 1% settling error and 10MHz cutoff frequency. The 
design parameters are given in Table 4.1. 
C.. <tz>=FF 
. 
~ 
io 
VB 
Vm+VB \f` _) L' 
- lin VJ 
Fig. 4.2. Digitally programmable sampled-hold. 
Table 4.1. Parameters of the sample-hold circuit. 
(W/L) of any transistor of the MOCD `6um/2.Sum 
`
_ 
Holding capacitor i 
} 
0.5pF 
I 
E š91HV_ 
(W/L) of nMOST switch 3um/O.8um 
Op-amp bandwidth IOOMHZ 
Gm(OTA) 55mA/V Open loop gain >40dB
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VERIFICATION 
To verify our design, the S/H circuit shown in Fig. 4.2 has been simulated using T- 
Spice [49]. The step and sinusoidal responses are shown in Fig. 4.3 and Fig. 4.4, 
respectively. Fig.4.3 shows that the output settles within 1% after 24ns from clock 
transition. In Fig. 4.4, the input noise is due to switch ¢ in Fig. 4.2. In Figs 4.3 and 4.4, 
the inputs are the current response of step and sinusoidal input voltages, respectively. 
Fig. 4.3 is simulated with typical MOSF ET parameter. To study the effect of MOSFET 
parameter variation, the circuit must be simulated with fast and slow MOSFET 
parameter. 
x10£ 
O ~' I Í i I I 
-0,5 ...... ..- 
A /\ \/ 
...f
U 
CUÍTGH
S 
.¢.f 
...ú 
nput/ou
p 
-1 
-1.5 ¬~--- 
-2 _ 
N cn 
_3 -.. .. 
.¿~> cn 
-4 ...... ...... ..- 
_4 5 _ ......... . ...... .._ 
_5 i ¡ ¡ i Í 
O 5 10 15 20 25 
output 
....................... .. 
input 
time (ns). 
Fig. 4.3. The step response of the sample-hold circuit.
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4 
Q 
l Í l l Í l l 1
4 
2' - ............... .. .................................... .. 4 .................................................. .. 
nsA : input ii 
¿ 
' 
output
I ITE 
*_ Q ................. .s ..... .z .................................................... ................................................................... .. 
CU 
nput/ou 
pu 
-z _ ....................................................................................................................................................................................................... .._ 
-4 â i ú i i i 6 š É 
O 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 
time sec. × 1o
6 
Fig. 4.4. The sinusoídal response of the sample-hold circuit. 
4.3 A FULLY BALANCED SWITCHED-CURRENT SAMPLE- 
HOLD CIRCUIT 
Fully Balanced Circuits (FBCS) are widely used in analog-signal-processing 
applications because they ensure high power supply rejection, improve linearity and 
increase the dynamic range. Also, in sampled-data circuit (switched-capacitor or 
switched-current), FBC reduce the effects of charge injection. 
In this section, we propose a fully balanced switched-current sample-hold circuit 
based on the switched-current technique described in [2l], which is appropriate for low 
voltage operation. The programmability of the sample-hold circuit is achieved via the 
MOSFET Only Current Division (MOCD) technique [33]. Also, we present a new 
method 'for the sign-bit realization using the two output currents of the MOCD.
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4 3.1 FULLY BALANCED OP-AMP DESIGN ' 
The block diagrams of a single-ended op-amp and a fully balanced one are shown in 
Fig. 4.5. In fully differential balanced circuits one major problem must be overcome. 
Because the signals are no longer referred to ground, as in a single-ended circuit, the 
operating point of the amplifier is not well defined. A Common Mode Feedback Loop 
(CMFB) block has to be added as shown in Fig. 4.5. (b). 
CC v 
na 
Cc 
(21) (b) 
Fig. 4.5. Block diagram of op-amps. 
(a) Single-ended. 
(b) Fully balanced. 
In the switched-current method [21], the MOS transistor is used as a feedback 
nonlinear resistor as illustrated in Fig.4.6. (a). The common-mode voltage detector is 
composed of the transistors M3 and M4 and operates as follows. Assume the two pairs 
of transistors ( M1-M2 and M3-M4) to be matched and the input currents (I and -I) to be 
equal and opposite. The series connected transistors M3-M4 ensure that the current 
through them is the same. The values V0* and V0' are generated by equal input currents. 
Therefore, the value of Vy is equal to VCM since the current through M3 is the same as 
the one through M4.
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VDD _I_ Í? 
M¡› 
I 
_ Vo+ VDD ~. V, 
'I Vo- M4 
Mz 
L_._J 
VD» T 
Fig. 4.6. Circuit used to detect the common-mode input voltage. 
VDD _. .. - 
M1 M5 M9 Mn 
Msg 
Vo- 
c 1
` [B V+ Ml V' C > Mic VCM >_| M, |_< C Mk |_< C2 ii-› 
E Vo+ M6 Móc 
Mio 
M3 J Mic M4; 
_ Vss 
Fig. 4.7. Fully balanced op-amp schematic. 
For the SI method [2l], at 20 MHz clock, the op-amp specifications can be as those 
illustrated in Table 4.2. Transistor dimensions and bias currents are calculated using the 
methodology shown in Appendix B. The design parameters are shown in Table 4.3. The 
design results are presented in Table 4.4. The op-amp in column 2 is a buffer for a 20pF 
load. The op-amp illustrated in Fig. 4.7 has been simulated using T-Spice [49]. The 
simulated AC and DC responses of the op-amp are shown in Fig.4.8.
Table 4.2. Specifications of the op-amp. 
Table 4.4. Channel widths 
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8.11 
' 
simulation results (L=2um).
1 
Parameter Value 
Op-amp 
Product) 
Open loop gain >4O dB im* 
GB(Gain Bandwidth 
Phase Margin >50°
A 
Load resistance (RL) 9 KQ IB (LIA) ' 
Supply voltage 11.5 V CL (PF ) 2
' 
Load capacitance (CL) 2 pF I*°““(ínA)
V
2 
20 
219 219 "` 
óo 60 ~1oo MHz Tfh 
lfs
' 595 595 
120 120 
2.0 28 
Table 4.3. Design parameters of the op- W3,4(Pm) 
CEF 36 49' 
W1,2.1¢, ze (Mm) 150 1500 
30 300 
amp and simulated specifications. Ws (Nm) I 30 30 
Ce =0.5pF P2/GB =5 W7`7¢(|»lm) 30 300 
gm¡= 315uA/V gm1¡=6.3 I,IA/V W3¢,4c (Fm)
_ 
30 300 
I5QN= 36 HA I5Qp=12 HA 
_ 
W5,9 200 3000 
I<,,= 35 IIA/V2 Kn= 95 ,IA/V2 Wó,I0(IIm) 400 6000 
Wsz› óc (Mm)/L(Hm) 5/5 5/5 
A0 (dB) 62 75 
GB (M Hz) 97 99 
Phase margin 54° 50° 
CC 0.5pF 
1 
5pF 
0 In0m|=57.8 IIA ( GB 5100M Hz, 
CL=2pF and if =3) 
* The definitions are in Appendix A 
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Fig. 4.8. The frequency and DC responses of the balanced op-amp.
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4.3.2 FULLY BALANCED SI SAMPLE-HOLD CIRCUIT ARCHITECTURE 
.z 
A fully balanced switched-current block has been designed using the same 
thoughtway of the methodology in [21]. The proposed fully balanced (FB) sample-hold 
is shown in Fig. 4.9. In this circuit, the currents (I and -I) are processed in two steps: 
0 Track mode: the input currents are fed to the cell when both switches are closed. 
The currents are memorized as voltages across the holding capacitors. It should 
be emphasized that linear capacitors are not needed to store the data. 
0 Hold mode: when the switches open, the voltages are held on the capacitors. 
These voltages maintain the output currents equal in magnitude and opposite to 
the input currents as long as M1 and M2 have the same aspect ratios. 
.In the SI structure shown in Fig. 4.9, all the switches operate at a constant DC 
voltage, equal to VCM, thus causing both the charge injection and settling time [50] to be 
signal-independent. Moreover, if a proper biasing circuit as the one shown in [21] is 
used to generate VCM, the gap of the switches [8, 10] is avoided. 
VDDIL' Ml 
L 
VDD 
i C ' VCM VCM+Vi ck h IO+ . o-1-/\,-ào I M Op-amp VCM 2 
V -V- 
-I 
IO- M2 CM m Ck Ch ) I'*"l , Q 
~ VCM 
|___| M VDD I 1 
Fig. 4.9. F ully balanced sample-hold circuit.
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The circuit shown in Fig.4.9 has been simulated for 3um/0.8um nMOS switches, 
aspect ratios of M1 and M2 equal to óum/Sum and O.5pF holding capacitors. Linear 
resistors are used to convert the input voltages to currents. The responses of the fully 
balanced SI sample-hold circuit to both sinusoidal and step inputs are shown in 
Fig.4. 10. The simulation shows that the circuit has 1% settling time around 24nsec. 
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4.3.3 SIGN-BIT REALIZATION 
The sign-bit realization in [51] is achieved by adding an extra transistor to the 
MOCD input as shown in Fig. 4.11. This method is based on cormecting the MOCD 
input either to +I or -I, thus changing the direction of the output current to obtain the 
plus or minus sign. Consequently, all intemal potentials of the MOCD change at each
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sign-bit variation. Thus, the settling time of the MOCD can affect the maximum 
allowable clock frequency. 
F
u 
VDD 
I 
._ ........ ._ T ............. .. -L -L 
p 
. . . . . . . . . . . . . . . . . . . . . . .. 
I"`1 |¬ 
_I I; .................. ._ 
p 
|- ------------- -- 
Í bM-LI 'BM-1 
bi 
°_| 
bow' Il; 
Sign íiš 
Fig. 4.11. The sign-bit implementation using two MOCD inputs [51]. 
Here, we propose a new method for the sign-bit realization. This method is suitable 
for fully balanced circuit where the positive and negative signals are available. The new 
method uses the two output currents of the MOCD by adding the SUM current of one 
MOCD to the DUMP current of the other one, as shown in Fig. 4.12. The positive 
output current I0+ is 
1O+ =(2a-1)1=B1 (43) 
The attenuation factor (a) changes from zero to one when the digital word (<bi>) is 
changed from O0 to FF (8-bit MOCD). The variation of the coefficient (B) against the 
control digital word can be represented as in Fig. 4.12. This method avoids the 
switching method in [51] and no additional circuitry is needed. Moreover, the internal 
voltages are kept constant when the sign-bit changes. Thus the proposed method is 
faster than the method that has been used in [51].
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Digital word <b¡>
B 
..... .. ^ 
MOCD 
(1-a)1 !›‹.I 
-(1-a)I Í > <oo> 
g 
<so> <FF> 
MOCD 
..... .. 
'al IO-=*BI - -
1 
Digital wo rd <b¡> 
Fig. 4.12. Proposed method for sign-bit realization. 
4 3.4 PROGRAMMABLE FULLY BALANCED SAMPLE-HOLD 
Using the circuits proposed in sections 4.3.2 and 4.3.3, a fully programmable 
balanced SI S/H circuit has been implemented. 8-bit MOCDs have been used. The 
complete circuit has been simulated with 3 um/0.8um nMOS Switches, the aspect ratio 
of the transistors equal to óum/Sum-, 0.5pF holding capacitors and óum/2.5um unit 
transistor of the MOCD. The strategy for the realization of sign-bit has been tested as 
shown in Fig. 4.13. The top figure of (4.l3) shows the sign-bit while the other MOCD 
bits are 1000000 (<40>). Thus the attenuation factor is i0.5 as shown in the two bottom 
curves. Fig. 4.13 displays the expected behavior. 
4 4 INTERFACE BLOCKS 
The general block diagram of a current-mode signal processing is depicted in Fig. 
4.14. The input and output blocks are interfaces between the core section (current- 
mode) and the surrounding voltage-mode circuit. Moreover, single-to-balanced and 
balanced-to-single-ended sections are necessary to interface a balanced circuit to a 
single-ended one.
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Fig. 4.13. The time response of the programmable SI sample-hold circuit. 
Vin V0 O O O Q . . 
V/I Current- I/V 
converter mode converter V _ . . O 0 0 0 circuit ó Q ø 
Vin' 
Fig. 4.14. Block diagram for current-mode signal processing. 
Fully balanced switched-current circuits often need other auxiliary blocks to 
interface the current-mode and the voltage-mode circuits. Generally, in fully balanced 
circuit, the first block is a single-ended input to balanced output block. After that, this 
voltage signal must be converted to current. 
4.4.1 SINGLE-ENDED INPUT TO BALANCED-OUTPUT CONVERTER 
In the technical literature, there are some circuits [52, 53] for single-ended to 
balanced conversion. In this work, the circuit shown in Fig. 4.15 is used to implement
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4.4.2 VOLTAGE-TO-CURRENT AND CURRENT-TO-VOLTAGE 
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CONVERTERS 
In this work, polysilicon resistors (R) are used to perform the linear voltage to 
current and current to voltage converters, as shown in Fig. 4.17 
R . V¢M+Vz VCM +v,, 1¡..+ v¢M+v 
VCM Vin R VCM _Vo Í¡n. VCM V 
VD l_ 
Opamp VcM Opamp V¢M 
VDT 
(a 
Fig. 4.17. (a) V/I converter. (b) I/V converter.
R 
) (b)
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CHAPTER 5 
CIRCULATING FINITE IMPULSE RESPONSE (FIR) 
F ILTER -ARCHITECTURE AND IMPLEMENTATION 
5 1 IN TRODUCTION 
The limited bandwidth of communication channels and multi-path reflections cause 
inter-symbol interference (ISI). The ISI limits the density of many storage systems and 
the speed. of many communication systems. A finite impulse response (FIR) filter can 
be used to implement the inverse transfer function of the channel and thus equalize the 
frequency response. The input-output relationship of an FIR filter is given by 
y‹n›=Êh..›‹‹n-1‹› (5-1) 
k=0 
Analog tapped-delay line has been used for the FIR filter realization [54] as shown in 
Fig. 5.1. As shown in this figure, the signal is delayed with added transition errors 
(sampling errors) which are known as multiple re-sampling errors. A significant 
increase in the FIR performance can be gained if the system design avoids the re- 
sampling errors of the traditional analog delay line. For this purpose, the circulating 
teclmique [55] for FIR filter realization has been proposed. 
5.2 APPLICATIONS 
The Decision Feedback Equalizer (DFE) has been used for ISI cancellation thus 
increasing the speed of data transmission [56] and the storage capability [57, 58, 59].
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Generally, the two main components of the DF E are a forward equalizer and a feedback 
equalizer that eliminate the ISI before and after each symbol, respectively. 
input _ _ 
gz-1 
¿_›.¡ 
| 
z-1 
K 
_' 
sz* 
__ 
............ 
m mi 
- output 
A (8) 
input 
+ .1 ;- +€z + ¬._-'zálf + ;z-1* + -1- + °“*P“* 
., . ....... ....... , . , , 
(b) 
Fig. 5.1. Realization forms of the analog delay line. 
(a) Direct-form realization. 
(b) Transposed form realization. 
Modem magnetic storage channels, which usually use the partial response maximum 
likelihood (PRML) detection method, require an adaptive equalizer for the reduction of 
ISI [57, 58, 59]. Also, for time-variant chamiel characteristic (such as mobile wireless 
communication), the adaptive DFE is necessary to compensate the channel variation. 
The general block diagram of the adaptive DFE is shown in Fig. 5.2. The forward and 
backward equalizers are realized using fully programmable FIR filters. In this work, we 
introduce a fully balanced programmable FIR filter suitable for read charmel disk-drive 
and for mobile wireless comrnunications applications at low supply voltage.
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d(k) Channel r(k) Forw rd S(k) y(k) Detector 
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V 
Brackw 
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Fig. 5.2. Block diagram of an adaptive DF equalizer. 
5 3 CIRCULATIN G FORM OF THE FIR F ILTER 
The circulating fonn of the FIR filter is shown in Fig. 5.3.(a). Each S/H samples the 
input signal only once every N clock cycles and holds the signal value for the remaining 
N-1 cycles. To simulate the analog delay line, hr is always associated with the most 
recent sample (denoted as zero time reference), hz associates with S/H that has been 
sampled at -T from the reference time, hg, with the S/H that has been sampled' at -2T and 
so on. So, the coefficients of the F IR filter must rotate one position for each clock phase 
as shown in Fig. 5.3.(a). The clock phases are illustrated in Fig. 5.3.(b). 
The circulating technique simulates a tapped delay line without passing the sampled 
value into series delay taps on each clock cycle. Consequently, this structure has the 
advantage of avoíding the propagation of the re-sampling errors from each cell to the 
following. Table 5.1 illustrates the details of the signal and the distribution of 
coefficients for the first N clock cycles [5l]. Moreover, Table *5.2 shows the signal and 
coefficients after the first N clock cycles. Also Tables 5.1 and 5.2 show the static 
property of the stored signal in S/H”s and the dynamic property of the FIR coefficients.
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Fig.5.3. General schematic of an N-tap FIR filter. 
(a) Circular FIR filter structure (coefficients during ckl) 
(b) The control clocks and the currents of the' S/H's at tn
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Table 5.1. Stored signals and distribution of coefñcients through the first N clock cycles. 
i S/H 1 S/H 2 S/H 3 ................. .. S/H N 
'Time Data Coef. Data Coef iData Coef. ....................... .. Data Coef. O/p 
OT (ckl) xo 
IT (ck2) X0 
2T (ck3) X0 
d 
3T (ck4) xo 
..... _. xo 
...... .. 
D 
X0 
........ .. xo 
(N-1)T (ck N) X0 
hi 
hz 
hs 
h4 
hN 
X1 
X1 
X1 
X1 
X1 
X1 
X1 
hs X2 
hN-1 X2 
h, ---- -- 
hz X2 hi 
h4 X2 hs 
X2 114 
_. X2 
- › . . . . . . . . . . . - - . . . - . z. 
- ~ › . ~ z . . › - - . › - . . . . - z .. 
. . . . - . . . . . . . . . « ‹ . . - z .. 
- ¬ . . - - . ‹ . z - ‹ . - . . . . z . .. 
hz . . . . . . . . . . . . . . . . . . . . . . - - - - - - - - - - - - -- y3 
yo 
Y1 
yz 
hN-2 .................. .. XN-1 111 yN_¡ 
Table 5.2. Stored signals and distribution of coefficients after the first N clock cycles. 
S/H1 S/Hz S/Hz, ................. .. S/HN 
Time Data Coef Data Coef Data Coef ........... .. Data Coef. O/P 
NT _(ckl) gm 
(N + 1 )T (ck2) XN 
(N +2)T (ck3) XN 
(N +3)T (ck4) XN 
XN 
...... .. XN 
XN 
(2N-1)T (ckN) xN 
Ê; 
h2 
hs 
h4 
hN 
X1 
XMÀ 
XN+1 
XN+1 
XN+1 
XN+1 
XN+1 
XN+1 
hN X2 hN-1 
hi X2 hN 
hz ëm ht 
hs XN+2 hz 
h4 XN+2 hs 
. . . . .... . . h4 
hN-1 XN+2 hN-2 
. . . . . . . . . . . . . . . . . . - -. 
. . » - . . . - . . . . . . . . . . . .. 
- . . . . . . . . . . . - - . . . - . .. 
. . › . . . . « . . . . . . . . . . . .. 
. . . . ~ z . - - z . . - ‹ . . « - . .- 
XN-1 
XN-1 
XN-1 
XN-1 
XN-1 
XN-1 
XN-1 
Z<.2_N_-1 
z. 
h2 
hs 
h4 
hs 
hi 
YN 
YN+1 
YN+2 
YN+3 
Y2N-1
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5 4 DIGITAL CONTROL CIRCUITS 
As previously shown, the FIR coefficients must rotate one position after each clock 
cycle. The rotating switch matrix [60] was used to achieve this function. In this work, 
the FIR filter coefficients are controlled by the MOCD and the rotating switch matrix is 
simulated by rotating. the control digital words <bi> of the MOCDs. The circulating 
process can be achieved using combinational or sequential logic circuit. F irstly we used 
the combinational logic circuit to circulate the coefficients. Fig. 5.4 shows the one-bit 
circulating circuit. Thus, for each M-bit MOCD-, M blocks must be used to circulate the 
coefficients. 
ki 1 | ‹› l ‹› ll ‹› E CK ckl Ckz CIÕ t ckN 
h, h, h, 
l hm
0 
0 9 
hu V 0 
hu 
.. Fig. 5.4. The schematic of the one-bit circulating circuit. 
The shifting process of the FIR filter coefficients can be achieved using .shift 
registers. To reduce the total number of pads, the shift register has been used to load the 
data serially. So another circuit is necessary to select the operating mode, loading 
(programming) or circulating, as shown in Fig. 5.5.(a). The complete one-bit circulating 
block is depicted in Fig.5.5.(b). Also, the clock phases (ckl, ck2, ....... ..ckN) are 
generated by using cascaded D-type flip- flops as shown in Fig. 5.6. The RS terminal is 
necessary to set the initial word to 100000.... and then circulate it.
From the last _ _ 
D-type filp-fiop_ ........ ._ clfculêtlng 
_¡' dlrectlon. 
To the first D- 
type filp-flop 
MCB 
..--'7 
_ _ 
.............. "Programming 
One_bn Input ...................................... ._ direction.
F 
Mode 
one-bi: mm Êlíggã' ~ 
(MCB) 
MCB 
Mode Bit Control Mode 
(MBC) 
I Data loadin 
0 Circulating 
(2) 
bz ( hz) b.,( h,) bz ( hz) bz. ( hm) 
l__,
. 
_~ *~ 
TIFí.:,› 
one-bi: in uz M°d°
A C0n\I0l Q D Q D Q ---- . Q B'°°l< FF, Frz FF, “_” FFN (MCB) Rs Q Rs Q Rs Q` _ ______ _ Rs Q` 
MCB 
(b) 
Fig. 5.5. The sequential control circuit. 
(a) The mode control block. 
(b) One-bit circulating block (bo). 
ck N ckl ck2 
T 
ck3 
D Q D Q D Q › S Q 
FF. FF, FF, "_'_'_ FFN 
as Q` as Q_ Rs Q' ...__ _ Rs Q' 
“K 
Í 
~ 
Í Í Í 
R5 
\ DO 
1 L 
Fig. 5.6. Clock generator.
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5 5 SWITCHED-CURRENT REALIZATION OF THE 
CIRCULATIN G FIR FILTER 
ln this section, we present the design of two FIR filters. A 4-tap single-ended FIR 
filter and a fully balanced 8-tap filter are presented. They can be used for time recovery 
[56] and disk drive applications, respectively. 
5 5.1 SINGLE-ENDED 4-TAP SWITCHED-CURRENT F IR F ILTER 
The S/H circuit and the programmable MOCD has been used for the SI 
implementation of a 4-tap circular FIR filter as shown in Fig. 5.7.(a). The front-end 
section is a linear voltage-to-current converter. After the V-I conversion, the signal is 
fed to the S/H°s according to the timing diagram shown in Fig. 5.7.b. The stored signals, 
multiplied by their corresponding coefficients, are summed in the output section, which 
is a linear current-to-voltage converter. 
In practice, an internal MOCD operates as a (large area) switch (M3L Fig. 5.8). Thus, 
a significant amount of charge can be transferred to the holding capacitor due to both 
the channel charge and the capacitive coupling between gate and source. Fig. 5.8. (a) 
illustrates details about the switching methodology of the FIR filter structure shown in 
Fig. 5.7. (a), at clock cycle ckl. Generally, the injected charge due to the switch “S2” is 
minimized by using a CMOS transmission gate or a dummy transistor technique. ' 
Here we propose a clock scheme to reduce the injected charge into the holding 
capacitor due to MOCD M3L. The scheme is shown in Fig. 5.8. (b). Switch “S2” to 
open before M3L turns off to avoid the charge injected by M3L to be stored into the 
holding capacitor. So, the MOCD clock (ck¡S) must be delayed with respect to ckl as
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shown in Fig. 5.8. (b). This delay time must be as short as possible in order to not 
increase the settling time error. 
M“°'1J_ 
Rê. 
vb, V M M- M M 
VB VB 
| 
. 
Von . 
M ckl V M' da VB M dó VB M CM VB B `
. 
i . ví vi vg' VDD D DD 
Fi! <ÍiLÍ3 ‹\, .:í;a <? ^r 
Í' 
)/' 
É_t> ¿¡~_-¿-¿> r;':;'Í> R ¡o 
Mocm Mocm Mocm Mocm 
.--'> Dúm¢ú<›n‹›f‹1¡g¡‹zi»»‹›rúsm'fiz'ng CK í CK 
(8) VB VB 
4 
1 2 3 4 s 
CK _Í |_1_J 1 
ckl Hald 
of .Ê 
“kz 
5 í 1 
z|‹4 
. I 
‹b› - 
Fig. 5.7. The 4-tap FIR filter in circulating form. 
(a) Scheme. -
_ 
(b) Clock. phases. 
To validate our analysis, the circuit shown in Fig. 5.8. (a) has been simulated with 
SMASH [38] for a lOuA input current and using 3um/O.8pm n-channel switches at 
20MH$ clock frequency. The ACM4 MOSFET model [22] has been used for the 
simulations. M and M1 have aspect ratios equal to 6um/Sum and the holding capacitor 
is 0.5 pF. The two-stage CMOS op-amp designed in Appendix B has been used in the ñ _ 
simulation. The delay time between the main clock (ckl) and the delayed one (ckls)
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was O.4nsec, Which is equivalent to two cascaded logic inverters from the AMS library 
of the O.8um double-poly double-metal CMOS technology. The circuit has been 
simulated using both the proposed clock and the conventional clock (without any delay) 
schemes. The simulation results are depicted in Fig. 5.9. The DC offset current (output- 
2) is due to the charge accumulation into the holding capacitor which disappears after 
using the proposed clock. 
NVDD 
vz.,
M 
ckls 
-JB/I CK 
I 
_ ¡¡n 
_ 
emR 
+ Mt _ 
:kl WW ,, ckls É ` VB CK S2 *ê ‹' âX‹< *» ,àfsz/,'».>«f“ 
|_ wwwá 
äa 
Wyfáw 
VB 
(H) (b) 
Fig. 5.8. Switching methodology to reduce charge injection. 
` 
(a) The basic S/H cell and the summer block. 
(b) Proposed clock scheme. 
Obs: M3L is equivalent to an MOCD in Fig. 5.7. (a). 
The 4-tap filter shown in Fig. 5.7.(a) has been designed and laid out using the Tanner 
Tools package [49]. L-edit has been used to extract the netlist for the full chip. The FIR 
filter coefficients have been set to h¡=00, hz=0O, h3=0O, and h4=3F. These coefficients 
realize a pure 4-clock cycle delay. The output and input currents are illustrated in Fig. 
5.10. The DC offset current and spikes have been suppressed using the clock scheme of 
Fig. 5.8. (b).
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T-Spice [49] has been used to obtain the impulse response of the FIR filter for 
different coefficients (digital words). The MATLAB FFT routine has been used to 
obtain the frequency response. The theoretical curves have been obtained using the ideal
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freqz-routine from the MATLAB package. Fig. 5.11 shows the programmability of the 
filter for different digital words. 
In the SI circuit shown in Fig. 5.7. (a), the currents are continuously fed to all S/H°s 
through the input transistors (M). Thus, for an N-tap FIR filter, the input amplifier (V-I 
converter circuit) must be able to drive (N+l) transistors. 
¿/_ U -ou-¡.=g 
I 1 1 1 1 
.1.....____ 
1 1 1 1 1 
__T____;
1 1 I! 
1'
z 
_L..--_ 
..¡...___ 
1 1 I 
_.|.____.. 
1 1 1 1 I 
__T____ 
1 I 1 1 I 
`“\ \ . 
ëÍ_-_` er»\ 
h"'--Í' ` ' ` ' ' " ' `*-_~ 
. _*_'_
1 
-5 
-¬_ _`-¬-. - ¬._. _`__¬ -¬._"`_ 
-c..¬_J¬¬-' 
fz” 
..___..¡1_ 
-1U----- ' ` 
._ 
×_-____...._1.. 
1 1 1 1 1 
_ 
;....-__-..-|-
1 
E
1
1
1 
_.._..__..¡.....--
1 I 
IQ 
1 1 1 
_ 
: 
: 
'__'/__,.‹~°".‹-:
I 
J 
I 
1 
_,,. 
1 
1 
1¡,.#'*^" 
1
1 
______,_..-____..-¡.. 
1 
1
` 
1
1 
\"°`“~‹¬___ 
1
1 
¬-u¬'s 
-_\I
I 
__._...__'~b;.-__---..I_ 1~`*;.
1
1 
Q.)-. 
1
1 
\` 
1
1 
 
1 
1
-
1 
____......¡...___.1, 
__¡_ 
1 
1 
1 
1 
1 
1 
1
1 
___._....-|._...._ 
__._.|.. 
1 
1 
1 
1 
1 
ff' 
1 
1/_./I
1 
_______,.»:______-_'_ 
,, 
1 
1 
-"' 
1 
1 
1 
1 
1
1 
1 
1 
1
1 
-1"_',IT'3.':- 
5% x`\\ 
_15 ,__ _ _ _ _ . . . _ × . . ×-L 
Theoretical
, 
__¡_ 
I I I I I «Tb I I 
..-J__ 
I I I I I 
___¡_ 
I I I I 
.....q.. 
I I I I I '20' s¡n1u1a1ea 
'''' " 
__\-.. 
y\_-|__ 
¡'_,_]-_ 
4;-- U1-- 
gq-- 
`¬| 
_-- 
Q 
___- 
QQ-.. 
_\ CJ 
-25 _U 
Frequency (M1-12) 
h¡ =3F, hz =15, 113 =0B and h4 =06 (curve 1). 
h¡ =3F, hz =36, h3 =2E and h4 =27 (cuwe 2). 
Fig. 5.11. The magnitude response of the FIR filter for different digital words. 
5.5.2 FULLY BALANCED FIR SWITCHED-CURRENT FILTER 
Here we design a fully balanced programmable FIR filter using the circulating 
technique. An 8-tap FIR filter has been implemented using the fully balanced S/H 
circuit presented in chapter 4. The switched-current realization of the 8-tap FIR filter is 
depicted in Fig. 5.12. The figure shows tap number i which is clocked at phase cki.
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Fig. 5.12. 8-tap fully balanced switched-current FIR filter. 
The programmability of the FIR filter has been tested for low-pass and bandpass 
filters. The filter coefficients have been determined using the Parks-McClel1an optimal 
equiripple FIR filter design from the MATLB package. The coefficients and their 
equivalent digital words are shown in Table 5.3. 
SIMULATION APPROXIMATION 
To simplify the overall switched-current circuit for the purpose of simulation, the 
fully balanced op-amp has been modeled as shown in Fig. 5.13. Each single-ended op- 
amp is modeled by an ideal voltage-controlled voltage source. Also, to obtain the 
impulse response, the coefficients have been circulated only through the first MOCD 
(S/H 1) while the other MOCD”s words have been set to ( 10000000); particularly, the 
stored data in S/H2, .... ..and S/H8 are zero. ~
Table 5.3. The attenuation factors of the MOCDS for low- and bandpass F IR filters. 
Coeffs. of low-pass Filter Coeffs. of bandpass filter-I Coeffs. of bandpass filter-II 
word 
x ú SI: 
word 
MATLAB 'Digital SI MATLAB Digital 'S1 MATLAB Digital 
word 
-0.0698 1 0001000 -0.06» -0.0140 1 0000001 -0.0032 -0.0234 1 000001 1 -0.02 
0.1142 01110001 0.123 -0.2049 10011010 -0.200 
_ 
-0.2031 10011010 -0.2 
0.2233 01100011 0.232 -0.0134 1 0000001 -0.0032 -0.0234 1 000001 1 -0.02 
0.3254 01010110 0.335 0.2128 O 1100100 0.215 0.2187 01100100 0.2215 
0.3254 01010110 0.335 0.2128 01100100 0.215 0.2187 01100100 0.2215 
0.2233 01100011 0.232 -0.0134 1 0000001 -0.0032 -0.0234 1 0000011 -0.02 
0.1142 01110001 0.123 -0.2049 1 0011010 -0.200 -0.2031 10011010 -0 .2 
-0.0698 1 0001000 -0.06 -0.0140 1 0000001 -0.0032 -0.0234 1 000001 1 -0.02 
* Coefficients of the FIR filters from the SI simulation. 
\/0+ 
VCM 
Vo. 
A1 ~'¬: 
V,,+ 
V0. 
Fig. 5.13. A fully balanced op-amp and its simulated model. 
The switched-current FB filter shown in Fig. 5.12 has been simulated to test the 
programmability for low-pass and bandpass filters. The simulation result (impulse 
response) has been used to obtain the filter frequency response using MATLAB FFT. 
Fig. 5.14 and Fig. 5.15 illustrate the ideal (MATLAB result) and simulated (S1 filter 
response) frequency response of the low-pass and bandpass filters, respectively. The 
feedthrough error due to the internal switching of the MOCD°s is canceled out due to 
the cross connection of the DUM and SUM terminals as shown in Fig 5.12. In Fig. 5.15,
the error between the theory (MATLAB) and simulated result is due to limited 
resolution of the MOCD (7°bit). This error is reduced as long as the maximum error 
between the real coefficients and its SI implementation to be minimum, as shown 1n 
Fig. 5.16. 
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CHAPTER Õ 
FILTER LAYOUT AND TESTING 
6 1 INTRODUCTION 
The layout art is one important step in silicon implementation. Many circuits such as 
switched-capacitor and switched-current are analog circuits but digital circuits control
r 
them. Recently, analog and digital circuits have been fabricated on the same chip, 
resulting in a mixed-analog-digital IC chip. The mix of analog and digital' generates 
several problems for circuit designers. 
This chapter includes a short brief about the obstacles conceming the layout of mixed 
analog-digital chips. Layout guidelines are described to reduce coupling between the 
analog and digital parts. A short paragraph about CAD tools is written. Finally, a 
description of the layout of some circuits designed during the preparation of this work 
together with experimental results is presented. 
6 2 CONSIDERATIONS ON LAYOUT FOR ANALOG CIRCUITS 
› Generally, analog integrated circuits suffer from mismatch between circuit elements. 
Also, any noise coupled to the analog circuit will be processed like an input signal. 
Mismatch is caused by process variation such as the non-unifonn temperature 
distribution in fumace during wafer processing. All process parameters, for example 
oxide thickness or doping implant diffusion are dependent of temperature. Moreover, 
there are other error sources during the photolithography processing and etching. All 
these errors cause the performance of the integrated circuit to differ from the ideal one.
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For example, the offset of op-amps, an important parameter for analog circuit design, 
must be as low as possible. The offset voltage has two components, the random offset 
and the systematic offset. The first one is caused by random mismatch while the second 
one is caused by asymmetry in circuit configuration. The circuit layout must try to 
minimize the effects of mismatch by using common centroid layout or trimming 
techniques [61]. To improve matching, several layout design guidelines have been 
collected in [63-chpt. 6, 64-chpt. l6]. 
One of the analog layouts for CMOS cells is the stacked layout method [64, 65]. In 
this method, the large W/L ratio of the designed transistor is implemented as n 
elementary transistors connected in parallel, as shown in Fig. 6.1 (c). 
Fig. 6.1. Different layouts for wide MOS transistors. 
(a) Transistor schematic. 
(b) Layout ofa single MOST. 
(c) Layout using stack method.
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The source and the drain of two-adjacent transistors are overlapped; thus. the overall 
area is smaller and the parasitic capacitor Csb and C db are reduced by the same factors, 
which is quite important for high-speed applications. With shrinking process geometry 
(L<2um), boundary effects are becoming more important due to fringing or anisotropic 
photo-lithographic processing. Dummy elements have been used to match boundary 
effects [65]. 
63 CONSIDERATIONS ON LAYOUT FOR MIXED ANALOG- 
DIGITAL CHIPS 
In addition to mismatch, mixed analog-digital IC chips suffer from noise coupling 
(cross-talk) between analog and digital circuits. For example, in the circulating SI 
analog FIR filter presented here, the digital control circuit that rotates the FIR 
coefficients generates digital switching noise that can degrade the performance of the 
filter. As regards layout, the most obvious solution to avoid digital noise to interact with 
the analog section is a reasonable distance between the digital and analog parts of the 
chip. An appropriate floor plan for mixed chips is shown in Fig. 6.2. In the mixed chip, 
there are different ways for the noise to be coupled between the chip parts (analog and 
digital). The most significant part of the noise is coupled through the common power 
supply line and into the substrate. Also the noise can be coupled into the signal lines. 
Some important guidelines that were utilized in our design to reduce noise coupling, are 
l- Separate routing for analog and digital power supply (digital and analog 
power supplies are separated and tied only at a common pad). 
2- Guard rings around digital part have been designed (n-well guard ring 
connected to VDD and Pl ring connected to Vgg).
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3- The sensitive circuit parts such as capacitors are shielded. 
4- Bottom-plates of the capacitors are connected to op-amp outputs. 
More details about layout guidelines can be found in [62-chpt.6, 63-chpt. 16] 
I III II Illl II |km$ 
.__ Low-amplitude _ _ analog circuits _ _ 
Medium-amplitude ~ analog circuits _ 
__ High -amplitude _ 
__ analog circuits _ 
I I 
Low-speed * 
digital circuits
T 
__ High-speed _ 
__ digital circuits _ _ Digital _ output drivers _ 
Fig. 6.2. General floor plan for mixed analog-digital chip [62-chpt. 6]. 
6.4 CAD TooLs1 
We used the TANNER TOOLS package [49] to assist us in designing the integrated 
circuits. The Tanner tools system consists of simulation, front-end and netlist, and 
mask-level simulation. 
The simulation part includes an analog/digital simulator (T-Spice), a gate-level 
simulator, a waveform Viewer (W-Edit) and a 3-D fmite element thermal analyzer (L- 
Edit/Therm).
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The front-end and netlist tools include a schematic editor (S-Edit) which can 
generate netlists for use with the gate-level simulator, T-Spice. and L-Edit/SPR (place 
and route tool). Another existing tool is the layout-versus-schematic (LVS). This 
program allows comparing an exported netlist from S-edit and an extracted netlist from 
L-Edit/Extract, or any two Spice file - compatible netlists. 
The mask-level tool consists of a layout editor (L-Edit). L-Edit is a graphical mask 
layout editor. The program includes a unique cross-section viewer that allows the user 
to simulate grow/deposit, implant/diffusion and etch steps. ln addition, the mask-level 
tool includes an automatic standard cell placement and routing package (L-Edit/SPRT), 
which allows one to generate layouts for standard cells and automatically construct 
entire chips. The program accepts the netlists of S-Edit and creates masks ready for 
fabrication. 
L-Edit/Extract generates Spice-compatible circuits netlists from the mask-level 
layout. It can recognize active, passive devices files and most common device 
parameters. The extracted file can be easily simulated by T-Spice and the layout-versus- 
schematic can be readily checked. 
Finally, the package includes a design rule check (DRC) routine that can test the 
designed layout file according to the technology rules. The program allows checking 
minimum width, exact width, minimum space between the layers, overlap, 
surroundings, etc. The DRC can handle fiill chip or part of it. 
The program supports three output formats. The program can handle Tamier 
Database (TDB), Caltech intermediate form (CIF) and GDS Il format files. 
I Some parts ofthis section have been transcribed from the user manual ofthe Tanner tools.
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6 5 LAYOUT OF THE SINGLE-ENDED 4-TAP FIR FILTER 
The 4-tap switched-current filter designed in chapter 5 has been laid out using L- 
Edit. The stacked layout technique [64, 65] has been used for the analog circuits. The 
digital circuit has been designed using standard cells of AMS. Layout guidelines have 
been taken into account to minimize the coupling between sections. The common 
centroid technique has been applied in the analog circuit to reduce mismatch effects, 
especially in differential pairs of op-amps, as shown in F ig. 6.3. 
I 
vou
I
~ H
H
Ill
H 
r 
N 
\'ss 
Fig 6.3. Op-amp layout (see schematic in Fig. B.1). 
The complete layout ofthe test chip is illustrated in Fig. 6.4. (a). In this figure, hl, hz, 
h3, and h4 are 6-bit digital words for the MOCDS that perform as the FIR filter 
coefficients. Fig. 6.4. (b) exhibits the floor plan of the chip. The circuit occupies 4mm2 
die area with pads. The chip has been designed and fabricated in the 0.8um CMOS 
technology from AMS.
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Fig. 6.4. The layout ofthe single-ended 4-tap FIR filter. 
(a) Chip layout. 
(b) Floor plan. 
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6.6 LAYOUT OF THE FULLY BALANCED SAMPLE-HOLD 
The layout ofthe fully balanced S/H is shown in Fig. 6.5. The layout of the test chip 
is shown in Fig. 6.6 (a). The total area is 3.5mm2 including the pads. The test chip 
includes a complete programmable tap (V-l converter, full programmable SI S/H and I- 
V converter sections), fully balanced differential op-amp and single-ended to balanced- 
output converter section. The digital part 1 includes one shift register to load the digital 
word in serial form. The circuit has been sent to fabricate in the O.8um CMOS 
technology from AMS. The floor plan ofthe test chip is shown in Fig. 6.6 (b). 
' This part ofthe circuit has been designed by undergraduate student William Prodanov.
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F ig.6.5. Layout of the fully balanced sample-hold and transistor placement. 
(a) Layout of the fully balanced S/H. 
(b) Transistor placement. 
6.7 CHIP TESTING AND MEASUREMENTS 
A 4-tap switched-current FIR filter was fabricated in the double-poly double-metal 
O.8um CMOS process from AMS. A micrograph ofthe integrated filter is shown in Fig. 
6.7. The entire chip measures 4.0mm2. Fig. 6.8 shows some details about the single- 
ended Sl S/H circuit.
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Fig. 6.6. The fully balanced test chip. 
(a) Layout of the fully balanced test chip. 
(b) Floor plan. 
The frequency response has been measured using the 3588/X Spectrum analyzer. The 
measured results for different digital words are depicted in Fig. 6.9. The figure shows 
good agreement between each of the theory, simulation and the experimental results. 
The time response ofthe circuit shown in Fig. 6.10 has been obtained for a programmed 
4-clock cycle delay.
Fig. 6.7 The single-ended 4-tap FIR filter chip microgragh 
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Fig. 6.8 The switched-current S/H. 
Obs: M1, M2, M5, M6 and CC are the op-amp elements (Fig. B.1) 
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Fig. 6.9. Measured, simulated and theoretical frequency response 
of the 4-tap FIR filter.
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CONCLUSIONS 
In this work, digitally programmable switched-current circuits suitable for low- 
voltage applications have been proposed. The switches operate at constant voltage 
avoiding both the “conduction gap” and the signal-dependent charge injection. The 
programmability of the filters is achieved using the MOSFET only current divider 
(MOCD). The MOCD's occupy small areas as compared to the conventional SI binary 
weighted transistors and the capacitor arrays in the SC technique. 
A programmable second order section has been implemented. The center frequency 
and the quality factor of the SI biquad section can be controlled independently. 
A programmable SI sample-hold circuit has been designed for 20 MHZ sampling 
frequency applications. A progrannnable 4-tap FIR filter .has been designed and 
integrated. The circulating technique has been employed for the FIR realization to 
reduce the offset and re-sampling error accumulation. The test chip has been fabricated 
in the double-poly-double-metal O.8um CMOS process from AMS with silicon area 
4.Omm2 and total power 60mW from i 1.5 power supply. 
Also, a fully balanced (FB) programmable switched-current sample-hold circuit has 
been proposed and integrated for 20 MHz' clock frequency. Furthennore, a new 
methodology for negative sign-bit realization has been proposed and tested. A complete 
fully balanced SI tap has been designed. The circuit occupies 0.8mm2 die area. A 
programmable 8-tap fully balanced FIR filter has been designed using the proposed FB 
S/H circuit.
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APPENDIX A 
MOSF ET MODEL IN STRONG INVERSION 
The basic equation [22] that describes the drain current of the MOS transistor as a 
function of terminal voltages is
V 
1,, = (%){f(VG,VS)-f(vG,VD)} (Ai) 
where W is the channel width, L is the channel length and the VQVS, and VD .are 
gate, source, and drain voltages referred to the substrate, as illustrated in Fig. A. 1. 
Vu 
ln 
Vc
I Vmk 
Vs 
Fig. A.1. NMOS transistor. 
In this work, the NMOS transistors in the current divider operate with gate potential 
equal to VDD. So, they operate in strong inversion. In strong inversion 
CI 
f‹v..,vS<D,› =%°-×{v,,‹vG>-vS<..,}2 (A2) 
where Vp (VG) is the pinch-off voltage of the MOS transistor, n is the slope factor, p is 
the carrier mobility and CSQX is the oxide capacitor per unit area. Vp depends on the gate 
voltage [30] and can be approximated as 
V -V 
VP = _G_TTQ (A3) 
The slope factor (n) depends slightly on the gate voltage.
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(A.l) can be written as: 
In = (Ir _IR) = Isac ` i‹) (A-4) 
where 
W 2 
IS _ ISQ(Í) ISQ = pnC' 
(il 
oxz 
and 
¡ = IF‹R› f (r) IS 
where ISQ is the normalization current for a square transistor, Im) is the forward 
(reverse) saturation current, Is is the normalization current, if(,) is forward (reverse) 
normalized current [66], and 4); is the thermal voltage. 
The switch conductance can be expressed as 
ÔI . W 
gos ='ôT¡%|vs = vB=HnC‹›× ”I:(VP ` VB) (A-5) 
For more details about the MOS transistor modeling and symbols, we refer the reader 
to reference [67-chpt. 2].
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APPENDIX B. 
DESIGN OF THE TWO-STAGE CMOS OPERATIONAL 
AMPLIFIER 
B.1 GENERAL BACKGROUND [ós, 69] 
The configuration of a two-stage CMOS Miller Operational Transconductance 
Amplifier (OTA) is shown in Fig.B.1. The first stage consists of the differential input 
stage with p-channel MOS transistors (M¡,z), the biasing current mirror (Mm) and the 
nMOST (M3,4) active load. The second stage is made up of M5 as the current driver and 
M5 as the active load. 
É vw 
M7 M5 
M3
I “Í 
Ísâzs 
"_'l Ml M2 I cc vw- vm+ |-_ R//CL 
' 
¶|__‹ 
Ê] 
l_l 
| L l 
Fig. B.1. Two-stage Miller OTA configuration. 
The small signal equivalent circuit is illustrated in Fig. B.2.
V 
Vin gm! 
88 
Cz 
nó 
I I 
Vn7 
V 
Cnó
5 
gmuvnõ CL :C L+C"7 
gnfi gn7 
Fig B.2. Small signal equivalent circuit of the amplifier Fig. B.l. 
where gm; 
gmn 
Cnó 
Cn? 
gnó 
gnv 
the transconductance of the first stage (M1). 
the transconductance of the second stage (M6). 
the equivalent parasitic capacitor at node 6. 
the equivalent parasitic capacitor at node 7. 
the equivalent conductance at node 6 ( gd4 +gd2 ). 
the equivalent conductance at node 7 (gd5 +gd6 ). 
The basic equations for poles, zero and gain-bandwidth can be Written as: 
i 
f _ gm] PI " 
21: AoCc 
f = gmn Z 21rCc 
(Bl) f = gmn (B2) P2 2nCL 
(B.3) GB = _g¿| (B.4) 
2nCc 
The DC open loop gain A0 is given by 
A zgmlgmu (B5 O gn6gn7 
The ratio CC/CL can be approximated as: 
2zí›1tg(9‹›‹›-z›M)-1 <B.õ› 
CL _ GB 
where PM is the phase margin.
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The small circuit parameters (gml, gmn, CC) are fully defined if Cc/CL and fpz/GB are 
chosen. From the MOS transistor model [22], the aspect ratio (W/L) can be calculated 
aSI 
_\1: Em 1 
L 
Hncoxlbt 'l+1f -1 
(B.7) 
when gms is source transconductance. More details about the op-amp design 
methodology are presented in [68, 69] 
B.2 OP-AMP DESIGN AND SIMULATION 
In the SI technique [21] employed here, the load capacitor of the op-amp is the 
holding capacitor (Ch) and the parasitic capacitors attached to the output node (Cny). The 
parasitic capacitors are the gate-drain, overlap and the drain-bulk capacitors of the MOS 
transistor. The load capacitor is approximated by 2pF. For the sampled-hold circuit 
designed in chapter 4, the op-amp specifications are presented in Table B. 1. 
/u 
Table B.1: Op-amp specifications.
u 
Parameters of OTA Values Dimension 
Supply voltage ..................... .. 3(Íl .5 ) V 
Transconductance( gm ) .......... .. _ ~55 mA/V 
GB(Gain Bandwidth Product) .... .. ~10O MHZ 
Phase Margin ...................... .. >50° 
Load resistance (MOST W=6um ' 
and L=5 um) ....................... .. ~l0 kQ 
Load capacitance (CL). y 2.0 pF 
-Design steps 
- Select (P2/GB)=5 -› gm¡=63O |,tA/V, gm¡¡=6.3 mA/V and CC =lpf . 
- Select y = 0.5.
Ífõ 300 
Ífr 176 
WofM1,2 165 pm W of M3,4 32 pm W ofM7,8 32 pm W OfM5 300 pm W 0fM5 600 pm 
Total Current 4mA 
IBais 350 11A 
GB 100 MHZ 
Phase margin 64° 
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The geometry of transistors and the simulation results are given in Table B 2 The 
frequency response and DC transfer function are shown in Fig. B.3. 
Table B.2. Design parameters of the op-amp and simulated specifications 
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F1g. B.3. The frequency response and the DC transfer characteristic of the op-amp 
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